

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

SUPPORT

Welcome United States Patent and Trademark Office

Search Session History Edit an existing query or compose a new query in the Search Query Display. Search Query Display Wed, 22 Jun 2005, 12:18:22 PM EST BROWSE SEARCH **IEEE XPLORE GUIDE**

			,			. •		Delete a searchRun a search	 Combine search queries using AND, OR, or NOT 	 Add a query to the Search Query Display 	Select a search number (#) to:
#10	#9	思	#7	ま)	世	#3	#2	土	Recei	
((instruction <in>metadata) <and> (translation<in>metadata) emula tor</in></and></in>	(instruction <in>metadata) <and> (translation<in>metadata)</in></and></in>	(instruction <in>metadata) <and> (translat<in>metadata)</in></and></in>	(self modifying code <in>metadata) <and> (emulation<in>meta</in></and></in>	(emulation <in>metadata) <and> (instruction<in>metadata)</in></and></in>	(instruction set simulation <in>metadata)</in>	(instruction set simulator <in>metadata)</in>	(ronald hilton <in>metadata)</in>	(hilton r. <in>au)</in>	(hilton r. <in>au)</in>	Recent Search Queries	
ulation 5	134	0	0		14	56	. 0	თ	ъ	Results	

Help Contact Us Privacy & Security IEEE.org

Ş

THE MENT DIGITIAL LIBRARY	ιαστο	CO LOKIAL	
• Kestank Besons unoken Skiffscons	STATE	Search: (1) The ACM Digital Library The Guide	Scance of all thesay (Specific during the season) to a little

expanded form relevance

501

2 Search Tips Save results to a Binder

Try an Advanced Search
Try this search in The ACM Guide

Cound 27,871 of 157,956

Result page: <u>previous</u> 1 2 3 4 5 6 2 8 9 10 next Open results in a new window

Relevance scale 🔲 🔲 🔛 🗐

Results 41 - 60 of 200

ACM SIGARCH Computer Architecture News, volume to Issue 2

ACM SIGARCH Computer Architecture News, volume to Issue 2

An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent instructions (strands) where intra-strand dependences are passed through the accumulator. The general-purpose register file is used for communication between strands and for insding global values that have many consumers. A microarchitecture to supp

Randomized instruction set emulation Etena Gabrieta Barrantes, David H. Ackley, Stephanie Forrest, Darko Stefanović Ferrans ACM Transactions on Information and System Security (TISSEC), Volume 8 Issue 1 A COLUMN Additional information: 1.51 classics, actuage, calestances, indicatents

Injecting binary code into a running program is a common form of attack. Most defenses employ a "quard the doors" approach, biocking known mechanisms of orde injection, Randomized instruction set emulation (RUSE) is a complementary method of defense, one that performs a hidden randomization of an application's machine code. If foreign binary code is injected into a program running under RISE, it will not be executable because it will not know the proper randomization. The pape ...

Keywords: Automated diversity, randomized instruction sets, software diversity

Hardware supported optimization: Static strands: safely collapsing dependence chains for

Increasing embedded power efficiency
Peter G, Sassone, D. Scott Wills, Gabriel H. Loh
Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers,
and tools for embedded systems

Modern embedded processors are designed to maximize execution efficiency—the amount of performance achieved per unit of energy dissipated while meeting minimum performance levels. To increase this efficiency we propose utilizing static strands, dependence chains without fan-out which are exposed by a compiler pass. These dependent instructions are resequenced to be sequential and annotated to communicate their location to the hardware. Importantly, this modified application is

Keywords: architecture, dependency collapsing, embedded, energy, sequentiality

ICC: a system for fast, flexible, and high-level dynamic code generation
Mastimilano Poletto, Dawson R. Engler, M. Frans Kaashoek
ACM SIGEPLAN Notices, Proceedings of the ACM SIGEPLAN 1997 conference on
Programming language design and implementation, yourne 32 issue 5

tee is a compiler that provides efficient and high-level access to dynamic code generation. It implements the 'C ('Tide-C') programming language, an extension of ANSI C that supports dynamic code generation [15]. 'C gives power and flexibility in specifying dynamically generated code: whereas most st other

http://portal.acm.org/results.cfm?query=dynamic%20binary%20translation&querydisp=dy... 6/22/2005

Results (page 3): dynamic binary translation

Page 2 of 4

systems use annotations to denote run-time invariants. 'C allows the programmer to specify and compose arbitrary expressions and statements at run time. This degree of control is needed to effici ...

TraceBack: first fault diagnosis by reconstruction of distributed control flow andrew Apers, Richard Schooler, Chris Metcalf, Anath Agerwal, Lunghwan Rites, Immett Witchel wyxxx ACM SIGEPLAN notices, Proceedings of the 2005 ACM SIGEPLAN conference on Programming language design and implementation, volume 40 Issué 6

Faults that occur in production systems are the most important faults to fix, but most production systems lack the debugging facilities present in development environments. TraceBack provides debugging information for production systems by providing execution history data about program problems (such as crashes, hangs, and exceptions). TraceBack supports features commonly found in production environments such as multiple threads, dynamically loaded modules, multiple source languages (e.g., Java ...

Keywords: fault diagnosis, instrumentation

Compilation and run-time systems. Vacuum packing: extracting hardware-detected program phases for post-link optimization
Ronald D. Barnes, Erik M. Mystrom, Matthew C. Merten, Wen-mei W. Hwu

Normanizar Proceedings of the 35th annual ACM/IEEE International symposium on

Microarchitecture

AMELIAGADE DESCRIPTION SIA

This paper presents Vacuum Packing, a new approach to profile based program optimization, Instead of using traditional aggregate or summarized execution profile weights, this approach uses a tradition for hardware profiler to automatically detect execution phases and record branch profile information for each new phase. The code extraction algorithm then produces used packages that are specially formed for their corresponding phases. The algorithm compensates for the floor-pipelee and often incoheren ...

The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System Juvel Lu, Howard Chen, Rao Fu, Wel-Chung Issu, Bobble Othmer, Pen-Chung Yew, Dong-Yuan Chen December 2019 Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture

Additional Information, Inf. (Childy), although colors and extension

Traditional software controlled data cache prefecting isoften ineffective due to the lack of runtime cache miss andmiss address information. To overcome this limitation, weimplement runtime data cache prefetching in the dynamicoptimization system ADORE (ADaptive Object code RE-optimization). Its performance has been compared withstable software prefetching on the SPECADO benchmarksuite, unitime cache prefetching shows better performance. On an Izanium 2 based Unix workstablon, it can

Supporting autonomic computing functionality via dynamic operating system kernel aspects
 Michael Engel, Bernd Fresteben
 Proceedings of the 4th International conference on Aspect-oriented software

To master the complexity of software systems in the presence of unexpected events potentially affecting system operation, the *Autonomic Computing Initiative* [16] aims to build systems that have the ability to control and organize themselves to meet unforeseen changes in the hard- and software environment. The basic principles employed by autonomic computing are self-configuration, self-optimization, self-healing and self-protection. Typically, these principles are cross-cutting concerns, s ...

Keywords: NetBSD, autonomic computing, dynamic aspects, operating system kernel, organic computing

Dynamo: a transparent dynamic optimization system
Vasanth Bala, Evelyn Duesterwald, Sanjeev Bancria
waxa ACM SIGPLAN Natices, Proceedings of the ACM SIGPLAN 2000 conference on
Programming language design and implementation, Volume 35 issue 5

We describe the design and implementation of Dynamo, a software dynamic optimization system that is capable of transparently improving the performance of a native instruction stream as it executes on the processor. The input native instruction stream to Dynamo can be dynamically generated (by a JIT for example), or it can come from the execution of a statically compiled native binary. This paper evaluates the Dynamo system in the latter, more challenging situation, in order to emphasize the ...

http://portal.acm.org/results.cfm?query=dynamic%20binary%20translation&querydisp=dy... 6/22/2005

ž

Results (page 3): dynamic binary translation

Page 3 of 4

2	8		2		2		2		2	8
Instruction path coprocessors Yuan Chou , Jahn Paul Siten May 2000 ACM SIGARCH Computer Architecture News , Proceedings of the 27th annual international symposium on Computer architecture, volume 28 issue 2	DCG: an efficient, relargelable dynamic code generation system Dowson R. Engler, Todd A. Probabling Dowson R. Engler, Todd A. Probabling programming languages and operating systems, values 23, 28 uses 11, 5 Programming languages and operating systems, values 23, 28 uses 11, 5 And Town Dowson Code generation allows aggressive optimization through the use of runtime information. Previous systems typically relied on ad hoc code generators that were not designed for retargetability, and did not shield the client from machine-specific details. We present a system, dog, that allows clients to specify dynamically generated code in a machine-independent manner. Our one-pass code generator is easily retargeted and extremely efficient (code generation costs appro	Advantagement (ACMA) Act of Management (ACMA)	ong Code Cache Eviction Granularities Azelwood, James E. Smith Proceedings of the International feedback-directed and runtime o	Keywords: CISC computers, RISC computers, binary translation, computer architecture, processor architecture translation	Binary translation Richard L. Sites, Anton Chemoff, Matthew B. Kirk, Maurice P. Marks, Scott G. Robinson Ferman 1993 Communications of the ACM, Volume 36 Issue 2 Matter means Experises Statistics Address remains and Communications of the Active remains to facts to extension the statistics when the statistics with the sta	Feedback-directed optimization (FDO) is a general term used to describe any technique that alters a program's execution based on tendencies observed in its present or past runs. This paper reviews the current state of affairs in FDO and discusses the challenges inhibiting further acceptance of these techniques. It also argues that current trends in hardware and software techniques, it also argues that current trends in hardware and software techniques, the creaked in an execution environment where immutable sexecutables and traditional static optimizations are	Overcoming the challenges to feedback-directed optimization (Keynote Talk) Michael D. Smith Acid StigPLAN Notices, Proceedings of the ACM STIGPLAN workshop on Dynamic and adaptive compilation and optimization, Volume 31 Issue 7 Makes makes 12 2011. National Acid StigPLAN workshop on Dynamic and Acid StigPLAN workshop on Dynamic acid StigPLAN workshop on	Keywords : computer architecture, computer simulation, computer system performance analysis, operating systems	Using the SimOS machine simulator to study complex computer systems Mendel Rosenblum, Edouard Bugnion, Scott Devine, Stephen A, Herrod Menor 1867 ACM Transactions on Modeling and Computer Simulation (TOMACS), Volume 7 Issue 1 Address of the Computer Simulation (TOMACS) and Computer 1 Issue 1	Slin_binaries Nichael Franz, Thomas Kistler Removinaries Accessories Accessorie
	=									

Results (page 3): dynamic binary translation

Page 4 of 4

This paper presents the concept of an instruction Path Coprocessor (F-CDP), which is a programmable on-chip coprocessor, with its own mini-instruction set, that operates on the core processor's instructions to transform them into an internal format that can be more efficiently executed. It is located off the critical plant of the core processor to ensure that it does not negatively impact the core processor's cycle time or pipeline depth. An 1-COP is highly versatile and can be used ...

T DISE: a programmable macro engine for customizing applications Marc L. Corliss, E. Christopher Lewis, Amir Roth

Mar ACM STGARCH Computer Architecture News , Proceedi

ACM SIGARCH Computer Architecture News, Proceedings of the 30th annual international symposium on Computer architecture, Vouma 31 issue 2 ক্রিকেনা বিশ্বস্থান বিশ্বস

Dynamic Instruction Stream Editing (DISE) is a cooperative software-hardware scheme for efficiently adding customization functionality—e.g. safety/security checking, profiling, dynamic code decompression, and dynamic optimization—to an application. In DISE, application customization functions (ACFs) are formulated as rules for macro-expanding certain instructions into parameterized instruction sequences. The processor executes the rules on the fetched instructions, feeding the

Adaptive. code unloading for resource-constrained JVMs

Ungil Zhang, Chandra Krintz

Ann 2011 Access StGPLAN Notices , Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on

Languages, compilers, and tools for embedded systems, Volume 39 Issue 7

For the markets and access access access and access access access and access access and access access and access access access access access and access acc

Compile-only JMs for resource-constrained embedded systems have the potential for using device resources more efficiently than interpreter-only systems since compilers can produce significantly hipher quality code and code can be stored and reused for future invocations. However, this additional storage requirement for reuses of native code bodies, introduces memory overhead not imposed in interpreter-based systems.In this paper, we present a Java Virtual Hachine (JVH) extension for adaptive cod ...

Keywords: JTT, JVM, code unloading, code-size reduction, resource-constrained devices

| Identifying and Exploiting Spatial Regularity in Data Memory References
| Tushar Mohan, Bronis R. de Supinstsi, Sally A. McKee, Finsk Meiler, Andy Yoo, Martin Schulz
| Memory 2007 | Proceedings of the 2003 ACH/IEEE conference on Supercomputing nel Information: Life Clarico, at Stand

M AND MICHAEL PARKET

The growing processor/memory performance gap causes the performance of many codes to be limited by memory accesses. If known to exist in an application, sittled memory accesses forming streams can be targeted by optimizations such as prefetching, relocation, remapping, and vector loads. Undetected, they can be a significant source of memory stalls in loops. Existing stream-detection mechanisms either require special haddware, which may not gather statistics for subsequent analysis, or are limite

Contributed papers. The donkey strikes back, extending the dynamic interpretation "constructively."

Proceedings of the sixth conference on European chapter of the Association for Computational Linguistics

Assung Promes en informedion: Subalation, activati udications

The dynamic interpretation of a formula as a binary relation (including transitions) on states is extended by alternative treatments of implication, universal quantification, negation and disjunction has are more "dynamic" (in a precise sense) than the usual reductions to tests from quantified dynamic logic (which, moretibless, can be recovered from the new connectives). An analysis of the "donkey sentence followed by the assertion "It will lack back is provided."

Results 41 - 60 of 200

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

Items of Usage Erizacy Policy Code of Ethics Contact Us

Useful downloads: Acrobe Acrobet Q QuickTime Managers Media Player

http://portal.acm.org/results.cfm?query=dynamic%20binary%20translation&querydisp=dy... 6/22/2005

http://portal.acm.org/results.cfm?query=dynamic%20binary%20translation&querydisp=dy... 6/22/2005

Results (page 1): +instruction +set translation simulation emulation

Page 1 of 4

Irace-driven memory simulation: a survey Richard A. Uhilig, Trevor N. Mudge ACM Computing Surveys (CSUR), Volume 29 Issue 2 Militation entires retrieves atom bits terms ander

As the gap between processor and memory speeds continues to widen, methods for evaluating memory system designs before they are implemented in hardware are becoming increasily important. One such method, trace-driven memory simulation, has been the subject of intense interest among researchers and has, as a result, enjoyed rapid development and substantial improvements during the past decade. This article surveys and analyzes these developments by establishing criteria for evaluating trac...

Keywords: TLBs, caches, memory management, memory simulation, trace-driven simulation

Randonized instruction set emulation
Elena Gabriela Barrantes, David H. Ackley, Stephanie Forrest, Darko Stefanović
Farany 2005 ACM Transactions on Information and System Security (TISSEC), volume 8 issue 1 A POST STATES Injecting binary code into a nunling program is a common form of attack. Host defenses employ a "guard the doors" approach, blocking known mechanisms of code injection. Randomized instruction set enulation (RISE) is a complementary method of defense, one that performs a highest nandomization of on application's matchine code. If foreign binary code is injected into a program running under RISE, it will not be executable because it will not know the proper randomization. The pape ...

Keywords: Automated diversity, randomized instruction sets, software diversity

 Shade: a fast instruction-set simulator for execution profiling Bob Cmelli, David Keppel
 Bob Cmelli, David Keppel
 Bob Cmelli, David Keppel ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, Volume 22

Tracing tools are used widely to help analyze, design, and tune both hardware and software systems. This paper describes a tool called Shade which combines efficient instruction-set simulation with a flexible, extensible trace generation capability. Efficiency is achieved by dynamically compiling and caching code to simulate and trace the application program. The user may control the extent of tracing in a variety of ways; arbitrarily detailed application state information may be collected ...

http://portal.acm.org/results.cfm?CFID=48065529&CFTOKEN=35083912&adv=1&COL...6/22/2005

Results (page 1): +instruction +set translation simulation emulation

Page 2 of 4

A dynamic binary translation approach to architectural simulation harold W. Cain, Kevin M. Lepak, Mikko H. Lipasti haro 2011 ACM STGARCH Computer Architectura News, Volume 29 Issue 1
Address this concern, and in particular, to promote the adoption of SDT techn
Dynamic translation: Retargetable and reconfigurable software dynamic translation K. Scott, N. Kumar, S. Velusamy, B. Childers, J. W. Davidson, M. L. Soffa Proceedings of the International symposium on Code generation and optimization:
Software energy estimation is a critical step in the design of energy-efficient embedded systems. Instruction-level simulation techniques, despite several advances, remain too slow for iterative use in system-level exploration. In this paper, we propose a methodology called hybrid simulation, which combines instruction set simulation with selective native execution (execution of some parts of the program directly on the simulation host computer), thereby overcoming the disadvantages of in Keywords: embedded software, energy estimation, energy macromodels, hybrid simulation, pointers analysis
Microarchitecture-level power analysis and optimization techniques. Hybrid simulation for embedded software energy estimation entertails and submatterial properties. Analysis and Raphunettan, Streaths Ravi, Niraj K. Jha
Id-address translation buffer (T ngs. The authors present the re performance in the VAX-11/78/ tetrs, and translation buffer beh haring use and while running re ire
Performance of the VAX-11/180 translation buffer, simulation and measurement Douglas W. Clark, Joe's, Emer Computer Systems (TOCS), Volume 3 Issue 1 Fewer 1995 ACM Transactions on Computer Systems (TOCS), Volume 3 Issue 1 Fewer 1996 ACM Transactions of Computer Systems (TOCS), Volume 3 Issue 1
* Efficient instruction cache simulation and execution profiling with a threaded-code interpreter Peter S. Magnusson **Proceedings of the 29th conference on Winter simulation **Water School Conference on Winter simulation **Water School Conference on Winter states **Water School Co
y translation has been widely y translation has been widely ittworks are targeted towards zation on a newerarchitecture see a technique called RABIT of the consumers to emulate the
* RABIT. A New Framework for Runtime Emulation and Binary Translation Suranten Pramanik, Shambhu J. Upadhyaya Arawa Proceedings of the 37th annual symposium on Simulation Administration Administration to the 17th Administration of the

http://portal.acm.org/results.cfm?CFID=48065529&CFTOKEN=35083912&adv=1&COL... 6/22/2005

We present the design of a PowerPC-based simulation infrastructure for architectural research. Our infrastructure uses an execution-divern out-of-order porcessor triming simulator from the SimpleScalar tool set, While porting SimpleScalar to the PowerPC architecture, we would like to remain compatible with other versions of SimpleScalar. We accomplish this by performing Oynamic binary transition of the ownerPC instruction set architecture to the SimpleScalar instruction set architecture, and by such or by every Circumstance of the SimpleScalar instruction set architecture, and by such or by every constitution.

Par land service to . A partie de la constantion March 2001

'n

Best Available Cop;

Results (page 1): +instruction +set translation simulation emulation

Page 3 of 4

Results (page 1): +instruction +set translation simulation emulation

Page 4 of 4

A dynamic binary translation system for a co-designed virtual machine is described and evaluated. The underlying hardware directly executes an accumulator-oriented instruction set that exposes instruction dependence chains (strands) to a distributed undercarchitecture containing a simple instruction pipeline. To support conventional program binaries, a source instruction set (Alpha in our study) is dynamically

An instruction set and microarchitecture for instruction level distributed processing the-Seop Kim, James E. Smith architecture News, volume 30 Issue 2	underlying hardware directly executes an accumulator-oriented instruction set that exposes instruct dependence chains (strands) to a distributed microarchitecture containing a simple instruction pipel To support conventional program binaries, a source instruction set (Alpha in our study) is dynamica translated to the target accumulator instruction set. The binary translator identifies
---	---

An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent instructions (strands) where intra-strand dependences are passed through the accumulator. The general-purpose register file is used for communication between strands and for holding global values that have many consumers. A microarchitecture to supp ... Dasti (de mil). Presente des

Initusion detection: Randomized instruction set emulation to disrupt binary code injection attacks
Elena Gabriela Barrantes, David H. Ackley, Trek S. Palmer, Darko Stefanovic, Dino Dali Zow

Proceedings of the 10th ACM conference on Computer and communications security

Binary code injection into an executing program is a common form of attack, host current defenses against this form of attack use a 'quant' all doors' strategy, trying to block the avenues by which secution can be directed. We describe a complementary method of protection, which disrupts foreign code execution regardless of how the code is injected. Aurique and private manine instruction set for each executing program would make it difficult for an outsider to design binary attack code against ...

Keywords: automated diversity, emulation, information hiding, language randomization, obfuscation, security

Ful ted mediated: [A] 2.551.44.1021 Additional information: Ld.:258.02, 258.02.023.2554.1803.	 Binary translation and architecture convergence issues for IBM system/390 Michael Gschwind, Kemal Eccoğlu, Erik Altman, Sumeth Sathaye Proceedings of the 14th International conference on Supercomputing 	TEMULATION Of Large systems S. G. Tucker December 1999 Communications of the ACM, Volume 8 Issue 12 Notest where the product US Authorist information is called afficial acts. affice affice.

We describe the design issues in an implementation of the ESA/390 architecture based on binary translation to a very long instruction word (VLIM) processor: During himsy translation, complex ESA/390 instructions are decomposed into instruction primitives which are then scheduled onto wide-issue machine. The aim is to achieve high instruction level parallelism due to the increased scheduling and optimization opportunities which can be exploited by binary translation schwarze ...

Results 1 - 20 of 200 s: Adabe Agobat Result page: 1 2 3 4 5 6 7 8 9 10 Q Quick Ima W Windows Media Player PResi Player next

http://portal.acm.org/results.cfm?CFID=48065529&CFTOKEN=35083912&adv=1&COL... 6/22/2005

۲

ŕ,

Town and Results by relievance Communication: Results to a Binder Try this search in The ACM Guide Parallel Try an Advanced Search Foundation Try this search in The ACM Guide Depir results 1 - 20 of 200 Result page: 1 2 2 4 5 6 7 8 9 10 next Returned Foundation: Results on R
--

increased attention, the task of initiating a new project in software dynamic translation remains a difficult one. To address this concern, and in particular, to promote the adoption of SDT techn \dots

Dynamic translation: Dynamic binary translation for accumulator-oriented architectures tic-Seep Kim, James E. Smith

Proceedings of the international symposium on Code generation and optimization:
feedback-directed and runtime optimization Danies Marie De Brance Co. Additional information: Ad contact, afternoon, adventures, and a state of the contact of the con

A dynamic binary translation system for a co-designed virtual machine is described and evaluated. The underlying hardware directly executes an accumulator-oriented instruction set that exposes instruction dependence chains (strands) to a distributed microarchitecture containing a simple instruction pipeline. To support conventional program binaries, a source instruction set (Alphia in our study) is dynamically translated to the darget eccumulation instruction set. The binary translation identifies ...

Machine-edaptable dynamic binary translation David Ung, Cristina Cifuentes Dynamic binary translation is the process of translating and optimizing executable code for one machine to another at runtime, while the program is "executing" on the target machine.

Oynamic translation techniques have normally been limited to two particular machines; a competitor's machine and the handware manufacture's machine. This tesearch provides for a more general framework for dynamic translations, by providing a framework based on specifications of machines

Keywords: binary translation, dynamic compilation, dynamic execution, emulation, interpretation

Using Dynamic Binary Translation to Fuse Dependent Instructions Stillang Hu, James E. Smith

West 2001 Proceedings of the International symposium on Code of

Proceedings of the International symposium on Code generation and optimization: feedback-directed and runtime optimization ক্ষুত্ৰনাত্ৰেয়ে ক্ষুত্ৰক ক্মুত্ৰক ক্ষুত্ৰক ক্ষুত্

Instruction scheduling hardware can be simplified and easily pipelined if pairs of dependent instructions are fused so they share a single instruction schedulingstor. We study an implementation of the x86 ISA that dynamically translates x86 code to an underlying ISA/that supports instruction fusing. A

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3... 6/22/2005

Results (page 1): dynamic translation

Page 2 of 5

microarchitecturethat is co-designed with the fused instruction set completesthe implementation.In this paper, we focus on the dynamic binarytranslator for such a co-designed x86 virtual machine.The dy ...

Dynamic translation. The Transmeta Code Morphing™ Software, using speculation, recovery, and adaplive <u>retranslation to address real-irie challenges</u> James C. Dehnert, Brian K. Grant, John P. Banning, Richard Johnson, Thomas Kistler, Alexander Klaiber, Jim

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization

Amerikan Direktor en Additional information: Ind. Continue sharper inflationate, along a released the extension

Transmets's Crusee microprocessor is a full, system-level implementation of the 56 architecture, comprising a native VLIM microprocessor with software legyer, the Code shorphing Software (CMS), that combines an interpreter, dynamic bhary translator, optimizer, and runtime system. In its general structure, CMS resembles other binary translator systems described in the literature, but it is unique in several respects. The wide range of PC workloads that CMS must handle gracefully in real ...

Keywords: binary translation, dynamic optimization, dynamic translation, emulation, self-modifying code, speculation

XML query processing It: A comprehensive XQuery to SQL translation using dynamic interval

David DeHaan, David Toman, Mariano P. Consens, M. Tamer Özsu
Proceedings of the 2003 ACM SIGMOD International conference on Management of

Additional Information: Est. Addition, structural tetherappea, climps, strips, leaves

The W3C XQuery language recommendation, based on a hierarchical and ordered document model, supports a wide vaniety of constructs and use cases. There is a diversity of approaches and strategies (for evaluating XQuery expressions, in many cases only dealing with limited subsets of the language. In this paper we describe an implementation approach that handles XQuery with arbitrarily-nested FLWR expressions, element constructors and built-in functions (including structural comparisons). Our propos ... Grant Rate

A SET TO BE TO SEE THE SET OF Additional Information: Est, establish, et. establi

We describe several optimizations which can be employed in a dynamic binary translation (DBT) system, where low compliation/translation overfleads is essential. These optimizations achieve a high degree of where low compliations are suppossible as the compiler employing more sophisticated, and more time-consuming algorithms [9]. We present results in which we employ these optimizations in a dynamic binary translation system capable of computing grade parallelism.

Options for dynamic address translation in COMAs

Naogang Qiu, Michel Dubois Xiaogang Xiaogang

Parenter Ste Additional information: Injectionary statement of stateme

In modern processors, the dynamic translation of virtual addresses to support virtual memory is done before or in parallel with the first-level cache access. As processor technology improves as a rapid pace and the working sets of new applications gove insatiably the learney and backwish demands on the TLB (Translation tookeside Buffer) are getting more afficial to meet. The strates on its worse in multiprocessor systems, which can larger applications and are plaqued by the TLB consiste on.

A dynamic binary translation approach to architectural simulation Harold W. Cain, Kevin M. Lepak, Mikko H. Upasti ACM STGARCH Computer Architecture News, volume 29 issue 1

We present the design of a PowerPC-based simulation infrastructure (or architectural research, Quar infrastructure uses an execution-driven out-of-order processor timing simulation from the Simple-Scalar to the PowerPC architecture, we would like to remain compatible with other versions of Simple-Scalar, we accomplish tis by performing optimants binary translation of the with other versions of Simple-Scalar, we accomplish tiple by performing optimatic binary translation of the PowerPC instruction set architecture, and by ...

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3...

6/22/2005

۲,

Systems built from distributed componen systems built from distributed componen monoret communication. Whether these pecially designed for a particularapplication is to contribute techniques that can sury a probool ingift evolve, or even wheth neem
" Using Event-Based Translation to Support Dynamic Protocol Evolution Nathan D. Ryan, Alexander L. Wolf Proceedings of the 26th International Conference on Software Engineering Nation - Software Engineering National Research - Software Engineering
We describe the design issues in an implementation of the ESA/390 architecture based on binary translation to a very long instruction word (VLIW) processor. During binary translation, complex ESA/390 instructions are decomposed into instruction primitives which are then scheduled onto a wide-issue machine. The aim is to achieve high instruction level parallelism due to the increased scheduling and optimization opportunities which can be exploited by binary translation software
19 Binary translation and architecture convergence issues for IBM system/390 Michael Gschwind, Kenal Ebdoğlu, Erik Altman, Sumech Sathaye мү 2000 Proceedings of the 14th International conference on Supercomputing манительный Барациям.
follow the same sequence of flow control over a period of time. These fragments form a hot path and are optimised to improve the overall performance of the program. Multiple hot paths may also exist in programs. A program may choose to execute in one hot path for some time, but later switch to anot Keywords: binary translation, dynamic compilation, dynamic execution, run-time profiling
** Optimising hot paths in a dynamic binary translator David Unit, Cristina Offentes David Unit, Cristina Offentes Architecture News, volume 29 issue 1 Anther makes (Parama Sanciata) Ant
Keywords: dynamic binary translation, dynamic loaded module, memory management, translation reuse
A dynamic binary translator is a just-in-time compiler that translates source architecture binaries into target architecture binaries on the fity. It enables the fast running of the source architecture. Inaditional dynamic binary translators invalidate their translations when a module is unloaded, so later re-loading of the same module will lead to a full retranslation. Moreover, most of the loading and unloading are performed on a few 'hot' modules, which caus
" Going native. Module-aware translation for real-life desktop applications Jianhul U, Peng Zhang, Oma Etzion Paul Paul Paul Paul Paul Paul Paul Paul
Keywords: binary translation, Java, power consumption, reconfigurable processors
In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combine a reconfluyrable architecture with a binary translation mechanism, being totally transparent for the software designer. Besides ensuring software compatibility, the technique allows porting the same code for different machines tracking technological evolutions. The target processor is a Java machine able to execute Java bytecodes. Experimental resul
** Programmable architectures. Dynamic reconfiguration with binary translation, breaking the ILP barrier, with software compatibility. Antonic Carlos S. Beck, Lung Carro Proceedings of the 42nd annual conference on Design automation ***********************************

Results (page 1): dynamic translation

Page 4 of 5

Optimization and precise exceptions in dynamic compilation Michael Gschwind, Erik Altman Michael Gschwind, Erik Altman ACM SIGARCH Computer Architecture News, volu Word reordering and a dynamic programming beam search algorithm for statistical machine "Safe polymorphic type inference for a dynamically typed language translating Scheme to ML Fritz Henglein, Jakob Rehof "Artz Henglein, Jakob Rehof "Order Henglein (Jakob Rehof "Artz Henglein (Jakob Hatthias Neubauer, Michael Sperber

One Stop LAN Notices, Proceedings of the sixth ACM STOP LAN International

conference on Functional programming, Volume 36 Issus 10

Address Notices and ACM STOP LAND.

Address Notices LAND.

A Proceedings of the seventh international conference on Functional programming languages and computer architecture Dynamic typing for distributed programming in polymorphic languages Christoph Tillmann, Hermann Ney
Christoph Tillmann, Hermann Ney
Lorin 2003 Computational Linguistics, Volume 29 Issue 1 It is possible to translate code written in Finacs Usp or another Usp dialect which uses dynamic scoping to a more modern programming language with lackal scoping while largely preserving Structure and readability of the code. The biggest obstacle to such an idionnatic translation from Finacs Usp is the translation of dynamic binding into suitable instances of lexical binding. Heny binding constructs in real programs in fact exhibit identical behavior under both dynamic and lexical binding. An ... Maintaining precise exceptions is an important aspect of archeving full compactibility with a legacy architecture. While synchronous exceptions can be deferred to an appropriate boundary into twe code, synchronous exceptions must be taken when they occur. This introduces uncertainty into liveness analysis since processor state that is otherwise deem than better occur. The produces when an exception handler is analysis since processor state that is otherwise deem page better on the freedom to perform the other processor state that is otherwise deep and better than the processor of the control of the processor of the control of the processor of the processor of the control of the processor of the Although VLIW architectures offer the advantages of simplicity of design and high issue rates, a major impediment to their use is that they are not compatible with the existing software base. We describe new simple hardware features for a VLIW machine we call DAISY (Dynamically Architected Instituction Section 19 National Professional Section 19 National Professional Section 19 National Section 19 Natio Marania Marania While static typing is widely accepted as being necessary for secure program execution, dynamic typing is also viewed as being essential in some applications, particularly for distributed programming environments. Dynamics have been proposed as a language construct for dynamic typing, based on experience with languages such as CLU, Cedar/Mess, and Modula-3. However proposals for incorporating dynamic typing into languages with parametric polymorphism have serious shortcomi ... ninkt Duggen

77 1880 ACM Transactions on Programming Languages and Systems (TOPLAS), Volume 21 Issue 1 **Keywords**: binary translation, dynamic compilation, instruction-level parallelism, object code compatible VLIW, superscalar Keywords: dynamic typing, marshalling, parametric polmorphism, static typing ACM SIGARCH Computer Architecture News, Volume 29 Issue 1 tematen utataa aasta nastams

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3... 6/22/2005

In this article, we describe an efficient beam search algorithm for statistical machine restation based on dynamic programming (OP). The search algorithm uses the translation model presented in Brown et at (1993). Starting from a DP-based solution to the traveling-salesman problem, we present a roved technique to restrict the possible word reorderings between source and target language in order to achieve an efficient search algorithm. Word reordering restrictions especially useful for the tr...

madon: hal officos anathra orbectes, east becan

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3... 6/22/2005

Down with Emacs Lisp: dynamic scope analysis

2

Results 1 - 20 of 200

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc. Introductions of Lisage Ethioxy Epilocy Code of Ethios Contact Lis

Usaful downloads: Adobe Acrobat O. Guscklime W. Mndows Media Playar Real Player

http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3... 6/22/2005